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ABSTRACT
Scrubbing is generally used in conjunction with triple modular redundancy (TMR) to increase the reliability of
FPGA systems in space borne applications. We present in this paper a scrubber solution labeled Femto, currently
being developed at Micro-RDC. Femto is a RISC, 8-bit, 9-instruction microcontroller specifically designed for
scrubbing memories. The self-scrubber based on Femto occupies < 600 slices and operates at 100 MHz. It has the
capacity to calculate a CRC codebook of up to 1024 words on the fly and to use it to detect errors. Femto can be
configured to perform blind scrubbing or readback-detect-correct type of operations. It also supports frame-based
scrubbing, which allows a user to develop custom scrubbing techniques that better adapts to a specific system's
requirements.
INTRODUCTION

scrubbing solution making emphasis on the capabilities
of the Femto microcontroller. Section 3 describes the
algorithms that can be implemented using this
architecture and the limited set of instructions available;
Section 4 describes the tasks left to complete in the road
to generate a commercial product and finally Section 5
presents conclusions.

Several scrubbing solutions have been reported in the
literature, including Xilinx's application notes with
recommended approaches. All these alternatives are
either a microprocessor based scrubber (for instance
Xilinx's reference designs based on PicoBlaze) or state
machines with the sole functionality to read and/or
write from the configuration memory. Processor-based
scrubbers tend to increase the overall system's crosssection when implemented in a self-scrubbing
configuration. State machine-based scrubbers, on the
other hand, tend to have a rigid deployment, severely
limiting their flexibility to support extra features such
as reporting, statistics gathering or adaptation to new
configurations.
Many solutions have been reported in one flavor or
another by the academia or national laboratories or
agencies. However, there isn't yet a commercial
solution available. The complexities of manipulating a
FPGA bitstream and performing scrubbing makes
desirable the availability of a turn-key type of solution,
that a user could deploy easily and effectively in any
FPGA-based system with free logical resources. In this
paper we describe such a solution based on an small
microcontroller labeled Femto, which provides
flexibility with reduced logical resources usage.
This paper is organized as follows: Section 1
summarizes the reported scrubbing solutions and
provides background on the scrubbing operation;
Section 2 describes the architecture of the selfVera

BACKGROUND
Scrubbing is the process of removing errors from a
memory's content by re-writing it periodically with
correct values. An FPGA's configuration memory is a
special case since the data in the configuration memory
dictates the logic the FPGA implements. Scrubbing of
an FPGA is possible in Xilinx devices (in this paper we
refer to Xilinx's devices whenever the word FPGA is
used) due to their glitchless configuration memory cell.
This feature basically allows a write process to happen
in a configuration memory cell without generating
glitches in the underlying logic as long as no change in
state is produced. Thus, periodic scrubbing (re-write of
the configuration memory) will not affect the circuit the
FPGA implements, and will only correct upset bits.
This is particularly important since the FPGA's
configuration memory smallest accessible unit is a
frame (41 words of 32 bits for Virtex 4 and newer
devices 1,2).
The glitchless characteristic of the memory cell have
two exceptions: when LUTs are configured in Shift
Register Mode or as a RAM. If a frame that contains
configuration bits for a LUT configured in any of these
1
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two ways is modified or just read back, then the LUT or
shift register will be interrupted and it will lose its
state3. This has to be taken into consideration by the
designer implementing a scrubbing solution. A
workaround is to place the LUTs configured in this way
into columns (frames) that will not be subject to
scrubbing.

The main solution available currently in terms of
scrubbers is Xilinx's latest application note in the
subject8. The proposed solution in this document is an
scrubber that can do either full device or frame-based
scrubbing. The interface of choice is SelectMAP,
although it could be modified to support ICAP. Xilinx's
description of the system is being used as a guideline
for other available solutions, including the one we
present in this paper.

The configuration memory can be accessed within the
FPGA fabric using the Internal Configuration Access
Port (ICAP). This interface can be instantiated with
either an 8-bit bus or a 32-bit bus. Assuming a
maximum operation frequency of a 100MHz for this
interface, a scrubber could reach speeds of 3.2Gb/sec.
The configuration memory has other possible interfaces
and many solutions have been reported using them.
However, self-scrubbing solutions (and this paper) refer
exclusively to the ICAP.

NASA has also reported several variants of scrubbers
5,9
, from blind scrubbers to readback-detect-scrub,
frame-based scrubbers. In the same way, Los Alamos
National Laboratory (LANL) and Sandia National
Laboratories have their own version of scrubbers 6,10.
Plenty of information is available on this solutions, and
many of them have actually been deployed in radiation
harsh environments10,11. However, none of these
solutions is readily available outside the government or
academic environment.

Self-scrubbing presents an additional difficulty in that
the scrubber's own susceptibility to upsets must be
taken into consideration. This has been addressed
traditionally by reducing the scrubber's logical size or
by using redundancy4.

We are aware of several commercial efforts to provide
scrubbers. The first was by a company named Radix4
which to the best of our knowledge is not in business
anymore. One of the products offered was an scrubber
for Virtex II devices. Very little information is available
besides the fact that it supported either SelectMAP or
ICAP interfaces.

The scrubbing process has also variants. The first
solutions reported a schema that is now known as
“blind scrubbing”5. In this case the configuration
memory is re-written in a periodic fashion
independently of whatever it has an upset bit or not.
This approach is simple since it doesn't require the
scrubber to perform a readback of the configuration
memory content and a error detection procedure. The
disadvantage of this approach, as it was revealed later,
is that it is more susceptible to Single Event Functional
Errors (SEFIs) 6.

A latter commercial effort was performed by Aeroflex,
which basically consisted on implementing Xilinx
Application Note 998 into a rad-hard programmable
device. To the best of our knowledge no product is yet
available out of this effort. The scrubber presented in
this paper aims to fill the space left by the lack of a
commercial, reliable, turn-key kind of solution for
scrubbing.

Later solutions implemented a readback-detect-error
schema. In this approach the scrubber must read back
the configuration memory and detect errors through
some kind of error detection code. Scrubbing happens
only when an upset is found in the configuration.

ARCHITECTURE
The scrubber presented in this paper has the flexibility
to implement any of the scrubbing variants described in
the previous section. At the core of the scrubber is an 8bit micro-controller labeled Femto7. Femto supports
only 9 instructions focused on the tasks of moving data
and flow control (see Table 1). Every instruction is
executed in a single CPU cycle. Femto's interface with
its peripherals consists of a status bus, a data bus and
two address buses, one for reading and the other for
writing data. This structure is shown in Figure 1. The
dual address bus allows Femto to move data between
peripherals in a simple and seamless manner. Femto has
an instruction memory (up to 216) and currently no data
memory but 4 internal registers.
The main peripherals of the architecture are the CRC
calculator (p_crc), the ICAP interface (p_icap) and the
PROM interface (p_prom).

Another variant on the scrubbing process is its
granularity. First scrubbers performed scrubbing on the
full device. Later scrubbers – including the one we
describe in this paper – allow selective scrubbing or
frame-base scrubbing. Frame based scrubbing allows
the user to implement different scrubbing strategies
based on priority of the different parts of a system in an
FPGA7. Frame-based scrubbers have also the advantage
that less data is written in the configuration memory
overall. This reduces the possibility of a malfunctioning
scrubber or a corrupted gold copy of the bitstream
introducing errors in the configuration instead of
correct them.
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Table 1. Femto's instruction set.
BIT ->

13

12

11

1st form ->

3rd form ->

9

8

7

6

5

4

CODE

Field 2nd form ->

MNEMONIC
NOOP
AJMB
AJMP
RJMB
RJMP
CALL
RETN
UNUSED
MOVE
UNUSED
UNUSED
LOAD

10

CODE
CODE
0
0
0
0
0
0
0
0
0
0
0
1

TARGET ADDRESS

0
0
0
0
0
0
0
0
1
1
x
x

2

1

0

0
0
0
0
1
1
1
1
0
1
x
x

0
0
1
1
0
0
1
1
x
x
x
x

Function

SOURCE ADDRESS

TARGET ADDRESS
0
0
0
0
0
0
0
0
0
0
1
x

3
DATA

DATA
0
1
0
1
0
1
0
1
x
x
x
x

x
x
x
x
x
x
x
x
x
x
x
x

x
x
x
x
x
x
x
x
x
x
x
x

x
x
x
x
x
x
x
x
x
x
x
x

x
x
x
x
x
x
x
x
x
x
x
x

x
x
x
x
x
x
x
x
x
x
x
x

x
x
x
x
x
x
x
x
x
x
x
x

x
x
x
x
x
x
x
x
x
x
x
x

x
x
x
x
x
x
x
x
x
x
x
x

No operation
Absolute jump if STATUS_REG's bit specified by DATA field is true
Absolute Jump always. DATA fiel represents LSB of absolute address
Relative Jump if STATUS_REG's bit specified by DATA field is true
Relative Jump always. DATA fiel represents LSB of absolute address
Call sub-routine
Return from subroutine
Free instruction space
Move data from source to target
Free instruction space
Free instruction space
Load data to target

bitstreams for scrubbing as well as long chains of
commands that otherwise would have to be stored
within the instruction memory. A set of scripts were
developed to aide the deployment of Femto, including
manipulating prom files (.mcs) and insert the necessary
user data (see Figure 3).

Figure 1. Femto's bus architecture.
p_crc is used to calculate CRC16 error detection codes
over a frame or a block of frames. It has local storage
capabilities for up to 1024 error detection codes. The
same peripheral is able to compare newly calculated
CRCs with stored ones and signal Femto if a difference
is detected.
Note that Xilinx's devices have a primitive known as
FRAME_ECC that can be used to take advantage of the
embedded error detection and correction codes in the
bitstreams. For this scrubber the decision was made not
to use the primitive in order to avoid single point of
failures (this primitive cannot be triplicated). Instead,
CRC provides a reliable and simple method to calculate
error detection codes. An alternative to this peripheral
was described in [12], where error detection and
correction codes are embedded virtually in the
bitstream. The advantage of this method is that no
golden copy of the bistream is necessary.

Figure 2. PROM segmentation example.
p_icap is the interface to the ICAP port within the
FPGA fabric. A simple diagram including its interface
with Femto and the FPGA configuration memory is
shown in Figure 4. p_icap's functionality is rather
simple. Four internal registers store a byte each that
combined provide a 32-bit wide data bus to ICAP.
Another register, addressed within the architecture as
the p_icap control register, provides the signaling
necessary to drive the ICAP control signals. For
instance. Note that several instructions are required for
each ICAP transaction (due to Femto's 8-bit nature).
Although this situation reduces the overall transfer rate
to the configuration memory, the scrubber is still able to
scrub a mid-size device in 0.2 seconds (8bits @20 MHz
for 32Mbit PROM)

p_prom peripheral is used to synchronize the data
broadcast by the platform's PROM with the needs of
Femto. In this architecture the platform PROM is used
not only to store the original programming bitstream
but also snippets of data that Femto can recognize and
use. Figure 2 shows the way the PROM information is
partitioned by using ID TAGs to signal Femto what
information is available at any point in time. Spare
space in the PROM can be used to store partial

Vera

3

24th Annual AIAA/USU
Conference on Small Satellites

Figure 3. Data flow and scripts in Femto's deployment.
The scrubber can transfer data at a speed of 2.5×10 6 32bit words per second. Considering the current rate of
errors for Virtex 4 and Virtex 5 devices (<10 per day
10,11
), the scrubber's performance is well within limits.

scrubbing and the more resources are available for the
system we wish to protect.
The current architecture uses less than 600 slices for the
whole system. Note that Xilinx's solution uses between
200 and 1200 slices depending on the scrubber
configuration 8.
ALGORITHMS
Read-detect-scrub and SEFI detection/test are two
representative tasks that a scrubber has to perform.
Different SEFI tests have been proposed by Xilinx 8.
The test involving the frame address register (FAR) is
perhaps the most representative of the tests available.
SEFI tests should be performed always before engaging
the configuration memory to make sure that everything
is functioning normally and that no upset is present in
the configuration memory control logic. Figure 6 shows
the a decision flow chart of the scrubber. This flow was
first proposed in [13]. An equivalent flow for Femto is
also shown in Figure 6. Each of the tasks showed in
Figure 6 require multiple Femto instructions. In order to
provide and idea of Femto programming and
instructions available pseudo codes are shown for
reading the ID register, for reading a frame, calculating
a CRC, performing a CRC checking and active partial
reconfiguration (scrubbing).

Figure 4. p_icap interface with Femto and ICAP
A critical factor on the design of the scrubber was to
reduce its cost in terms of logical resources. The origin
of this requirement is two fold. First, reducing logical
resources usage helps reduce the overall scrubber's
susceptibility to single event upsets and simplifies the
use of redundancy (TMR) for increased reliability and
SEU filtering. Second, the smaller the scrubber the less
resources of the FPGA need to be set apart for
Vera
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Figure 6. Left: A decision flow chart for the scrubber first proposed in [13]. Right: Equivalent decision flow
chart developed for Femto.
Pseudo-code example for reading Device's ID register

load byte “i” of word “j” into p_icap reg;
end for;
end for;

#Send command sequence:
#sync word
AA995566
#read id command 28018001
#2x no operation 20000000
for “j” = 0 to 3
for “i”=0 to 3
load byte “i” of word “j” into p_icap reg;
end for;
end for;

#Load 41 into a register to count 41 words of
#a frame. Set accumulator register to 0 to
#start the count.
load 41 into reg1;
load 0 into accu_reg;
#Prepare to readback frame
load ENABLE_READ into p_icap control register

load ENA_READ into p_icap control register;

#wait until
READ_STAT:
move status
conditional
always jump

#wait until busy signal is low and jump to
#code for reading ID register
READ_STAT:
move status register to reg1;
conditional jump to READ_ID if reg1 = BUSY_LOW
always jump to READ_STAT;

busy signal is low
register to reg1;
jump to READ_FR if reg1=BUSY_LOW;
to READ_STAT;

#Read in frame and calculate its CRC
READ_FR:
for “i” = 0 to 41
move p_icap register into p_crc data reg;
jump conditional to CRC_CAL if accu_reg=reg1
end for;

#Read in device ID
READ_ID:
for “i” = 0 to 3
move p_icap register into reg0;
end for;

Pseudo-code example for reading a frame, calculate
its CRC and compare it with stored CRC

#Compare calculated CRC to old CRC. By given
#the address of the locally stored CRC
CRC_CALC:
move crc_address into p_crc address register

START:
#Send command sequence(see [13])
for “j” = 0 to N
for “i”=0 to 3

#Read in comparison result
move status to reg1;
jump conditional to SCRUB if reg1=CRC_ERROR;
jump always to START;

Vera
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Pseudo-code example for scrubbing a frame using a
gold copy stored in the PROM

daughter boards connected to the mother board via a
high speed cable. Therefore, the mother board and the
other daughter board can be shielded from the radiation.
The board has two RS232 ports available for
communication with a host during the test.

SCRUB:
#Load ID tag on p_prom
load ID_TAG_PR1 on p_prom tag_register;

The testing protocol – derived from existing literature –
consist in exposing a device under test to different
levels of radiation and monitor the scrubber's progress
in detecting and correcting errors. Once the testing data
is available, the self-scrubber will be available to the
community.

#Clock PROM until desired data
load CLOCK_PROM on p_prom control register;
#Wait until
READ_STAT:
move status
conditional
jump always

ID_TAG comes along in prom bus
register to reg1;
jump to SCRUB_CODE if reg1=ID_TAG;
to READ_STAT;

#Scrub a frame (41 words)
SCRUB_CODE:
load 41 into reg1;
load 0 into accu_reg;
for “j” = 0 to 41
for “i”=0 to 3
move p_prom register to p_icap register;
jump conditional to END if accu_reg=reg1;
end for;
end for;
END:

FEMTO'S ROADMAP
Currently the self-scrubber's design phase has been
completed. The design is currently undergoing
extensive verification of both, the RTL and the
assembly code written for Femto. The next step in the
road map is to triplicate the design in order to improve
its reliability. Finally, tests on a heavy ion facility will
be performed to characterize the scrubber's
performance. To this end a custom testing platform has
been developed (See figure 5).

Figure 5. Testing platform for scrubbers
CONCLUSIONS
We presented in detail a self-scrubber solution being
developed at Micro-RDC. The architecture is based on
a small micro-controller designed specifically to move
data in and out of the FPGA's configuration memory.
Although processor-based, this solution is smaller than
currently picoblaze-based solutions. The scrubber's own
susceptibility to SEU is being addressed by TMRing the
system.

This platform has the particularity of providing access
to all the FPGA configuration interfaces, external and
internal. The platform was developed in the context of a
larger project, of which the self-scrubber is only an
small part. The platform comprises one mother board
and two daughter boards. There is a FPGA on each of
the daughter boards. The following test setups are
supported:
1. Self-scrubbing of the FPGAs on both daughter
boards.
2. The FPGA on one daughter works as an
external scrubber to the FPGA on the other
board.

A test platform has been described for radiation testing.
The platform supports different FPGA families, self and
external scrubbing, functional and radiation tests.
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The setup with exchangeable daughter boards have two
advantages. First, different FPGA families can be tested
by switching daughter boards. Second, during radiation
test, the device under test can reside in one of the
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